Abstract-In this work, we analyzed the subthreshold current (I D ) of pocket implanted MOSFETs using extensive device simulations and experimental data. We present an analytical model for the subthreshold current applicable for any type of FET and show that the subthreshold current of nMOSFETs, which is mainly due to diffusion, is determined by the internal two-dimensional hole distribution across the device. This hole distribution is affected by the electric potential of the gate and the doping concentration in the channel. The results obtained allow accurate modelling of the subthreshold current of future generation MOS devices.
I. INTRODUCTION

P
OCKET or halo implants in CMOS technology were originally used to reduce short-channel effects in downscaled bulk devices [1] , [2] . Huge research effort is presently undertaken to improve pocket-implanted MOSFETs with respect to source-drain resistances, junction capacitances, threshold voltage rolloff, and off-current [3] - [5] . In particular, the offcurrent is largely affected by the subthreshold current (I D ).
In the subthreshold regime, the nMOSFET is in weak inversion or diffusion mode, in which the electrons have to cross a potential barrier in the silicon channel region. For a pocketimplanted MOSFET, there can, in fact, be two barriers especially in a long channel, as shown in Fig. 1 . Hence, conventional formulas for I D in uniformly doped MOSFETs [6] - [8] are not applicable here.
In [9] , it was stated that the surface-potential variation in the channel of pocket-implanted devices is important, which partly explains the physics behind the subthreshold current.
In [10] , an analytical model for I D of pocket-implanted devices was proposed based on the surface-potential variation. In this model, the subthreshold current depends on the doping concentration of the pocket implants only, but it includes the integral of the exponent of the surface potential along the channel region. However, it does not give the correct picture for long-channel pocket-implanted devices (> 2 µm) and for the situation when the pocket implants from the source-side and drain side overlap each other in the middle of the channel region (short-channel devices).
Manuscript received January 11, 2006 A more physically based analytical surface-potential model for pocket-implanted devices, which is applicable for the whole range of channel lengths, was proposed in [11] . However, in [12] , Pang and Brews proposed an approximated subthreshold current model determined by an "effective" channel length that was used as a fit parameter and the minimal surface potential in the channel region. This subthreshold current model, for which the derivation was not clarified in the text, was claimed to be applicable for the situation when the pocket implants do not overlap.
In summary, it seems that the physics describing I D in pocket-implanted MOSFETs is not well understood. Therefore, in this paper, we analyzed the I D of these devices. In Section II, we describe the theory of I D and present a new analytical model that forms the basis of a new compact model. We show that the subthreshold current of nMOSFETs is determined by the internal two-dimensional (2-D) hole distribution across the device, which is affected by the gate bias. In Section III, 2) There is no current flow through the gate dielectric and no recombination in the channel region, which yields a constant channel current.
3) The hole Fermi potential ϕ FP is constant in the channel region. 4) There is no interface charge. 5) There is no quantum confinement.
For convenience, we assume no vertical current flow [assumption 2)], and therefore, we can define the electron current density as
where q, n, µ n , and ϕ FN are the elementary charge, the electron concentration, the mobility, and the electron Fermi potential, respectively. The lateral and perpendicular distances with respect to the gate dielectric are denoted by x and y, respectively. The coordinate (x, y) = (0, 0) corresponds with the position below the gate edge at the source-side inside the silicon (Fig. 1 ).
Integrating all current density paths described by (1) inside the silicon perpendicular to the gate dielectric (y-direction), it can be stated that
where I is the electron current per-unit width and t Si is the (p-type) silicon layer thickness underneath the gate. Next, applying assumption 1) for the electron concentration, n can be expressed as
where n ie is the actual intrinsic carrier concentration, which may include bandgap narrowing effects due to heavy doping or material (composition) variation, u T = kT /q (thermal voltage), and ϕ FP is the hole Fermi potential, which is assumed to be constant [assumption 3)]. Because of the use of pocket implantations, the hole concentration and consequently the electron concentration depends on the x-coordinate.
Then, substituting (3) in (2) yields
and hence
Using assumption 2), i.e., I(x) = I, and integrating (4) as a function of x yields
where L is the total device length and ϕ FN,S and ϕ FN,D are the electron quasi-Fermi potential at the source and drain, respectively. For L, the device length can be taken starting in the source diffusion and running into the drain diffusion. The reason for this is that the contribution to the integral of the values within the source and drain regions is negligible. This is induced by the direct link of the hole concentration with the subthreshold current (5). Furthermore, the Einstein relation holds for minority transport [assumption 1)], and is expressed as
where D n is the diffusion coefficient. By performing the integration at the right-hand side of (5) and using (6), the diffusion current per-unit width can be expressed as
where n io is the intrinsic carrier concentration of pure silicon and
Hence, the 2-D hole distribution p(x, y) determines the subthreshold current. Equations (7a) and (7b) apply for any type of FET, including double-gate devices. However, the equations for p(x, y) and the potential ψ(x, y) depend on the type of FET. The hole concentration for our devices can be expressed as
implying that the hole concentration depends on the electrostatic potential and the doping concentration. For very short channel devices, the subthreshold current is limited by the electron saturation velocity in the drain depletion layer. This implies that there is a limit in the drain-current despite of a continuous reduction of the hole concentration in parameter G CH in (7b). For this situation, D n depends on the lateral electric field. In the devices presented here, this velocity saturation effect in the subthreshold current is not important, as discussed further in Section III. When the channel length is comparable to the mean free path of the electrons, the electron transport may become quasi-ballistic, and as a result, the electron velocity may locally reach a value larger than the saturation velocity.
Assuming a constant doping concentration in y-direction, no material (composition) variation, and no heavy doping effects, (7b) can be simplified to
As shown in (9), the doping concentration and the potential distribution are inside the integral; hence, not only the doping concentration of the pocket implantation is important, as reported earlier [10] . Furthermore, because the mobile charge can be neglected with respect to the depletion charge in diffusion mode, we may assume that the total surface charge Q s is equal to the depletion charge.
Hence,
where ε Si is the silicon dielectric constant and ψ s is the surface potential.
The total gate voltage can be divided by the voltage drop over the silicon layer (V Si ) and the one over the oxide layer (V ox ) and can be expressed as
where φ m and φ s (x) are the workfunction of the gate electrode and the silicon, respectively. C ox = ε ox /t ox , where t ox and ε ox are the oxide thickness and dielectric constant, respectively.
After substituting (10) in (11), we can derive the surface potential as
The vertical potential distribution can be derived using the one-dimensional (1-D) Poisson's equation. Neglecting the mobile charge again, we can express the vertical electric field E(y) as
We also know that, at the depletion layer edge (y = W ), the vertical electric field is zero. Hence, applying (13) yields
As a result, because −∂ψ(x, y)/∂y = E(y) and ψ(x, 0) = ψ s (x), we can express the potential as
ψ s is, in fact, the maximum potential in the channel in ydirection and hence gives the minimum (surface) hole concentration (8) that affects G CH drastically (9) . However, as shown in Fig. 1 , the surface potential depends on the horizontal (x) direction due to the lateral redistribution of charge carriers (i.e., holes) in the nonuniformly doped channel region and the source and drain depletion regions. Equation (12) gives qualitatively only the correct trend for ψ s (x) because we basically assumed it to be dependent only on the doping concentration and applied gate bias.
We can use (7a), (9) , and (12) for qualitatively understanding the experimental and simulation data discussed in Section III.
III. RESULTS
The motivation for this paper was to analyze I D in pocketimplanted MOSFETs. In order to do so, we first fitted our device simulations to the measurements using MEDICI [13] with block-shaped doping profiles in the channel, which are uniformly perpendicular to the gate. We used the substrate doping concentration (5 · 10 16 cm −3 ), the width (75 nm), and the doping concentration (7.3 · 10 17 cm −3 ) of the pocket implants as fit parameters. The oxide thickness was 2 nm. In the simulation work, the field-and doping-dependent Lombardi mobility model [14] was used.
Some results for a device with a gate length L G of 90 nm are shown in Fig. 2 . The data show a subthreshold slope of about 75 mV/dec and a threshold voltage of about 0.4 V. We see an increase of the subthreshold current due to the drain-induced barrier lowering, which is directly related to the reduction of the parameter P CH in our model (9) , as discussed further in this section. As shown, the simulation data are in good agreement with the experiments. We also checked the simulation data of the (maximum) transconductance (Fig. 3) , and we also obtained good agreement with the experimental data. Therefore, we think that it is legitimate to use simulation data for further investigation. Fig. 4 shows the experimental data of I D in linear and saturation region modes against the gate length (L G ). For practically all applied voltages, the simulation data are in good agreement. The trend that the I D of the 5-µm device is higher than that of the 90-nm device in the linear region mode, whereas it is the opposite in the saturation mode is also correct. The systematic difference between simulations and measurements for large L G is possibly due to a somewhat overestimated substrate doping concentration.
Because we used block-shaped profiles in the simulations, from which the results are in agreement with the measurements, we may say that the exact shape of the doping profile is not important rather the integral P CH , as described in (9) . This could drastically simplify the (analytical) calculations with (7a) and (9) . Given the integral P CH at low bias, the shape of the doping profile is becoming more important for calculating the drain-induced barrier-lowering effect in short-channel devices, as discussed further in this section.
For V GS = 0.15 V and V DS = 25 mV, the simulated hole distribution in x-direction just underneath the channel is depicted in Fig. 5 for three L G s: 90, 130, and 240 nm. For the 240-nm device, the hole distribution has two peak values caused by the pocket implants at the source-and drain side. In the 130-nm device, the pocket implants from the source side and drain side overlap in the middle of the channel. This increases the peak channel doping concentration, which reduces the surface potential according to (12) , and hence drastically increases the peak hole concentration according to (8) . By reducing L G from 130 to 90 nm, the peak doping concentration does not change, but due to the source-and drain-induced depletion layers, the hole concentration reduces. For L G greater than 240 nm, the integral of the hole concentration continuously increases because nothing changes in the pocket implants; only the contribution of the substrate doping increases, integrating it over a longer (channel) length. Hence, the opposite trend aforementioned for the hole distribution is observed for I D (Fig. 4) .
In order to show the validity of the theory described in (9) in combination with (7a), we calculated in our device simulator the integrals for obtaining P CH , assuming a constant mobility and intrinsic carrier concentration. Fig. 6 shows the I D versus the parameter P CH for different L G s and three different gate biases. As expected, for the same L G , the increase in gate bias results in an increase of P CH because of the reduction of the minimum hole concentration. For all gate biases, the I D (P CH ) graph shows straight lines with a slope of −1.017, indicating that, indeed, (9) in combination with (7a) can be used. For reference, analytical data obtained from (7a) and (9) are shown in the same figure. We used the product of the diffusion coefficient and intrinsic carrier concentration as a fitting parameter
. In the saturation mode, the same behavior was observed for the I D (P CH ) graph. For this case, the graph is shifted somewhat more upward.
The fact that the hole concentration can directly be linked with the subthreshold currents also implies that, in shortchannel pocket-implanted devices, the hole distribution should be (and is) affected by the drain-induced barrier-lowering effect. This effect can be described as follows: At high V DS , the potential at the drain side of the channel is increased, thereby reducing the hole concentration locally (8) . This reduces P CH drastically in short-channel devices because, for these devices, the peak hole concentrations in the pocket implants are forming the dominant factor in the integral in (9); hence, this affects the current via (7a).
In Fig. 7 , simulated drain-source curves for the three different devices (90-, 240-, and 10-µm) are shown at V GS = 0.15 V, in which some experimental data points are indicated.
For instance, in the simulations of the 10-µm devices, we see an increase of about a factor of 2 in the current when V DS is increased from 25 mV to 1.2 V, as done in the experiments. When changing from a gate length of 240 to 90 nm, this factor rises from about 2.5 to 10. In the experiments, however, we see a stronger increase for the 90-nm device, which is 25. This difference could be caused by the shape of the doping profiles that becomes relatively more important for short-channel devices. In our simulation work, we used uniformly shaped doping profiles in the channel region, which is, of course, not realistic. For a less uniform channel doping profile, however, the drain depletion layer extends more in the channel region. This yields a lower P CH and consequently a larger change in current. Fig. 8 shows the hole distributions for the 90-and 240-nm devices at V DS = 25 mV and 1.2 V. As shown, there is a strong reduction of the hole concentration in the 90-nm device compared with that of the 240-nm device when the drain-source voltage is increased. For the former, the integral of the hole distributions reduces by about a factor of 5 when V DS is increased from 25 mV to 1.2 V. When we take into account the change in the electron quasi-Fermi level [the term (1 − exp(−V DS /u T )) in (7a)], we calculate a total change in current of about a factor of 9, which is close to the factor observed earlier for the simulated drain-current. This indicates that the velocity saturation effect in the drain depletion layer is not important for the subthreshold current in our devices, and hence, (7a) and (7b) are applicable.
IV. CONCLUSION
We analyzed the subthreshold current of pocket-implanted nMOSFETs, and we have shown that it is directly linked with the 2-D hole distribution in the transistor. The results obtained so far improve the understanding of the subthreshold currents in FETs, which is important for future device modeling. The next step would be to come up with a compact model that is suited for modeling these transistors based on this paper and compare this with models reported earlier. This could imply simplifying (9) and (12) drastically.
